

Precision, 16 MHz CBFET Op Amp

AD845

FEATURES

Replaces Hybrid Amplifiers in Many Applications

AC PERFORMANCE: Settles to 0.01% in 350 ns 100 V/μs Slew Rate 12.8 MHz min Unity-Gain Bandwidth 1.75 MHz Full-Power Bandwidth at 20 V p-p

DC PERFORMANCE:

0.25 mV max Input Offset Voltage 5 μ V/°C max Offset Voltage Drift 0.5 nA Input Bias Current 250 V/mV min Open-Loop Gain 4 μ V p-p max Voltage Noise, 0.1 Hz to 10 Hz 94 dB min CMRR Available in Plastic Mini-DIP, Hermetic Cerdip and SOIC Packages. Also Available in Tape and Reel in Accordance with EIA-481A Standard


PRODUCT DESCRIPTION


The AD 845 is a fast, precise, N channel JFET input, monolithic operational amplifier. It is fabricated using Analog D evices' complementary bipolar (CB) process. Advanced laser-wafer trimming technology enables the very low input offset voltage and offset voltage drift performance to be realized. This precision, when coupled with a slew rate of 100~V/µs, a stable unity-gain bandwidth of 16 MHz, and a settling time of 350 ns 0.01%—while driving a parallel load of 100~pF and $500~\Omega$ —represents a combination of features unmatched by any FET input IC amplifier. The AD 845 can easily be used to upgrade many existing designs which use BiFET or FET input hybrid amplifiers and, in some cases, those which use bipolar input op amps.

The AD 845 is ideal for use in applications such as active filters, high speed integrators, photo diode preamps, sample-and-hold amplifiers, log amplifiers, and in buffering A/D and D/A converters. The 250 μV max input offset voltage makes offset nulling unnecessary in many applications. The common-mode rejection ratio of 110 dB over a ± 10 V input voltage range represents exceptional performance for a JFET input high speed op amp. This, together with a minimum open-loop gain of 250 V/mV ensures that 12-bit performance is achieved, even in unity-gain buffer circuits.

CONNECTION DIAGRAMS

Plastic Mini-DIP (N) Package and Cerdip (Q) Package 16-Pin SOIC (R-16) Package





The AD 845 conforms to the standard op amp pinout except that offset nulling is to V+. The AD 845J and AD 845K grade devices are available specified to operate over the commercial 0°C to $+70^{\circ}\text{C}$ temperature range. AD 845A and AD 845B devices are specified for operation over the -40°C to $+85^{\circ}\text{C}$ industrial temperature range. The AD 845S is specified to operate over the full military temperature range of -55°C to $+125^{\circ}\text{C}$. Both the industrial and military versions are available in 8-pin cerdip packages. The commercial version is available in an 8-pin plastic mini-DIP and 16-pin SOIC; "J" and "S" grade chips are also available.

PRODUCT HIGHLIGHTS

- T he high slew rate, fast settling time, and dc precision of the AD 845 make it ideal for high speed applications requiring 12-bit accuracy.
- The performance of circuits using the LF 400, HA 2520/2/5, HA 2620/2/5, 3550, OPA 605, and LH 0062 can be upgraded in most cases.
- 3. The AD 845 is unity-gain stable and internally compensated.
- 4. The AD 845 is specified while driving 100 pF/500 Ω loads.

REV. D

AD845- SPECIFICATIONS (@ +25°C and ±15 V dc, unless otherwise noted)

Model	Conditions	Min	AD845J/A Typ	Max	Min	AD845K/B Typ	Max	Min	AD845S Typ	Max	Units
INPUT OFFSET VOLTAGE ¹	Conditions	191111	тур	MAX	Palli	ТУР	MAX	177711	ТУР	MAN	Oilics
Initial Offset			0.7	1.5		0.1	0.25		0.25	1.0	mV
	T MIN-T MAX			2.5			0.4			2.0	mV
Offset Drift				20		1.5	5.0			10	μV /°C
INPUT BIAS CURRENT ²											
Initial	$V_{CM} = 0 V$		0.75	2		0.5	1		0.75	2	nA
	T _{MIN} -T _{MAX}			45/75			18/38			500	nA
INPUT OFFSET CURRENT											
Initial	$V_{CM} = 0 V$		25	300 3/6.5		15	100 1.2/2.6		25	300 20	pA nA
	T _{MIN} -T _{MAX}			3/0.3			1420			20	IIA
INPUT CHARACTERISTICS Input Resistance			10^{11}			10^{11}			10^{11}		kΩ
Input Capacitance			4.0			4.0			4.0		pF
INPUT VOLTAGE RANGE											Ρ.
Differential			±20			±20			±20		٧
Common Mode		± 10	+10.5/-13		±10	+10.5/-13		±10	+10.5/-13		٧
Common-Mode Rejection	$V_{CM} = \pm 10 \text{ V}$	86	110		94	113		86	110		dB
INPUT VOLTAGE NOISE	0.1 Hz to 10 Hz		4			4			4		μV p-p
	f = 10 Hz		80			80			80		nV/√ <u>Hz</u>
	f = 100 H z		60			60			60		nV/√Hz
	f = 1 kHz f = 10 kHz		25 18			25 18			25 18		nV/√ Hz nV/√ Hz
	f = 10 kHz f = 100 kHz		12			12			12		nV/√Hz
INPUT CURRENT NOISE	f = 1 kH z		0.1			0.1			0.1		pA/√ Hz
OPEN-LOOP GAIN	V _O = ±10 V										
	$R_{LOAD} \ge 2 k\Omega$	200	500		250	500		200	500		V/mV
	$R_{LOAD} \ge 500 \Omega$	100	250		125	250		100	250		V/mV
	T _{MIN} -T _{MAX}	70			75			50			V/mV
OUTPUT CHARACTERISTICS		±12.5			±12.5			±12.5			٧
Voltage Current	$R_{LOAD} \ge 500 \Omega$ Short Circuit	± 125	50		± 125	50		± 125	50		w mA
Output Resistance	Open Loop		5			5			5		Ω
FREQUENCY RESPONSE											
Small Signal	Unity Gain	12.8	16		13.6	16		13.6	16		MHz
Full Power Bandwidth ³	$V_0 = \pm 10 \text{ V}$										
	$R_{LOAD} = 500 \Omega$		1.75			1.75			1.75		MHz
Rise Time Overshoot			20 20			20			20 20		ns %
Slew Rate		80	100		94	20 100		94	100		% V/μs
Settling Time	10 V Step					_00			-00		* 1 pw
<u> </u>	$C_{LOAD} = 100 pF$										
	$R_{LOAD} = 500 \Omega$										
	to 0.01%		350			350	500		350 350	500	ns
DIFFERENTIAL GAIN	to 0.1% f = 4.4 M H z		0.04			250 0.04			0.04		ns %
DIFFERENTIAL PHASE	f = 4.4 M H z		0.02			0.02			0.02		D egree
POWER SUPPLY						3. V =			3.0=		2 09,00
Rated Performance			±15			±15			±15		V
Operating Range		±4.75		± 18	±4.75		± 18	±4.75		± 18	V
Rejection Ratio	$V_{S} = \pm 5 \text{ to } \pm 15 \text{ V}$	88	110		95	113		88	110		dB
Quiescent Current	T _{MIN} to T _{MAX}		10	12		10	12		10	12	mA

All min and max specifications are guaranteed. Specifications shown in **boldface** are tested on all production units at final electrical test. Results from these tests are used to calculate outgoing quality levels.

-2-REV. D

 $^{^{1}}$ I nput offset voltage specifications are guaranteed after 5 minutes of operation at T $_{A}$ = +25°C.

²Bias current specifications are guaranteed maximum at either input after 5 minutes of operation at T $_A = +25$ °C. ³FPBW = slew rate/2 π V peak.

 $^{^{4&}quot;}$ S" grade T $_{MIN}$ -T $_{MAX}$ are tested with automatic test equipment at T $_{A}$ = -55°C and T $_{A}$ = +125°C.

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS¹


Supply Voltage
Internal Power Dissipation ²
Plastic M ini-DIP
C erdip1.4 W atts
16-Pin SOIC1.5 Watts
Input Voltage
Output Short-Circuit Duration Indefinite
Differential Input Voltage+V _s and -V _s
Storage T emperature Range
Q65°C to +150°C
N, R65°C to +125°C
L ead T emperature R ange (Soldering 60 sec) +300°C

NOTES

 $^1\text{Stresses}$ above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability . ^2M ini-DIP package: $\theta_{JA}=100\,^{\circ}\text{C/watt}$; cerdip package: $\theta_{JA}=110\,^{\circ}\text{C/watt}$. SOIC package: $\theta_{JA}=100\,^{\circ}\text{C/W}$.

METALIZATION PHOTOGRAPH

Dimensions shown in inches and (mm). Contact factory for latest dimensions.



SUBSTRATE CONNECTED TO +Vs

ORDERING GUIDE

Model	Temperature	Package	Package
	Range	Description	Option*
AD 845JN AD 845K N AD 845JR-16 AD 845AQ AD 845BQ AD 845SQ AD 845SQ/883B 5962-8964501PA AD 845JC HIPS AD 845SC HIPS	0°C to +70°C 0°C to +70°C 0°C to +70°C -40°C to +85°C -40°C to +85°C -55°C to +125°C -55°C to +125°C -55°C to +125°C 0°C to +70°C -55°C to +125°C	8-Pin Plastic M ini-DIP 8-Pin Plastic M ini-DIP 16-Pin SOIC 8-Pin C erdip Die	N-8 N-8 R-16 Q-8 Q-8 Q-8 Q-8 Q-8
AD 845JR-16-REEL	0°C to +70°C	T ape & Reel	
AD 845JR-16-REEL 7	0°C to +70°C	T ape & Reel	

REV. D -3-

AD845- Typical Characteristics

*N = Plastic DIP: Q = Cerdip; R = Small Outline IC (SOIC).




Figure 1. Input Voltage Swing vs. Supply Voltage




Figure 4. Quiescent Current vs. Supply Voltage




Figure 7. Input Bias Current vs.

Common-Mode Voltage




Figure 2. Output Voltage Swing vs. Supply Voltage




Figure 5. Input Bias Current vs. Temperature




Figure 8. Short-Circuit Current

Limit vs. Temperature




Figure 3. Output Voltage Swing vs. Resistive Load




Figure 6. Magnitude of Output Impedance vs. Frequency




Figure 9. Unity-Gain Bandwidth

-4- REV. D

Figure 18. Slew Rate vs. Temperature




Figure 17. Input Noise Voltage

REV. D -5-

Figure 16. Harmonic Distortion

AD845




Figure 19. Recommended Power Supply Bypassing




Figure 20. AD845 Simplified Schematic




Figure 21. Offset Null Configuration




Figure 22a. Unity-Gain Follower




Figure 22b. Unity-Gain Follower Large Signal Pulse Response




Figure 22c. Unity-Gain Follower Small Signal Pulse Response




Figure 23a. Unity-Gain Inverter




Figure 23b. Unity-Gain Inverter Large Signal Pulse Response




Figure 23c. Unity-Gain Inverter Small Signal Pulse Response

-6- REV. D

MEASURING AD845 SETTLING TIME

The Figure 24 shows the AD 845 settling time performance. This measurement was accomplished by driving the amplifier in the unity-gain inverting mode with a fast pulse generator. The input summing junction was measured using false nulling techniques.

Settling time is defined as:

The interval of time from the application of an ideal step function input until the closed-loop amplifier output has entered and remains within a specified error band.

Components of settling time include:

- 1. Propagation time through the amplifier
- 2. Slewing time to approach the final output value
- 3. Recovery time from overload associated with the slewing
- 4. Linear settling to within a specified error band.

T hese individual components can easily be seen in Figure 24. Settling time is extremely important in high speed applications where the current output of a DAC must be converted to a voltage. When driving a 500 Ω load in parallel with a 100 pF capacitor, the AD 845 settles to 0.1% in 250 ns and to 0.01% in 310 ns.




Figure 24. Settling Characteristics 0 V to 10 V Step Upper Trace: Output of AD845 Under Test (5 V/Div) Lower Trace: Error Voltage (1 mV/Div)




Figure 25. Settling Time Test Circuit

A HIGH SPEED INSTRUMENTATION AMP

The three op amp instrumentation amplifier circuit shown in Figure 26 can provide a range of gains from unity up to 1000 and higher. The instrumentation amplifier configuration features high common-mode rejection, balanced differential inputs

and stable, accurately defined gain. Low input bias currents and fast settling are achieved with the FET input AD 845.

M ost monolithic instrumentation amplifiers do not have the high frequency performance of the circuit in Figure 26. The circuit bandwidth is 10.9 M Hz at a gain of 1 and 8.8 M Hz at a gain of 10; settling time for the entire circuit is 900 ns to 0.01% for a 10 V step (Gain = 10).

The capacitors employed in this circuit greatly improve the amplifier's settling time and phase margin.




Figure 26. High Performance, High Speed Instrumentation Amplifier

Table I. Performance Summary for the Three Op Amp Instrumentation Amplifier Circuit

3Op-Amp In-Amp					
Gain R _G		Small Signal Bandwidth	Settling Time to 0.01%		
1	Open	10.9 M H z	500 ns		
2	2k	8.8 M H z	500 ns		
10	226 Ω	2.6 M H z	900 ns		
100	20 Ω	290 kH z	7.5 μs		

Note: Resistors around the amplifiers' input pins need to be small enough in value so that the RC time constant they form, with stray circuit capacitance, does not reduce circuit bandwidth.




Figure 27. The Pulse Response of the Three Op Amp Instrumentation Amplifier. Gain = 1, Horizontal Scale: 0.5 ms/Div; Vertical Scale: 5 V/Div

REV. D -7-




Figure 28a. Settling Time of the Three Op Amp Instrumentation Amplifier. Horizontal Scale: 200 ns/Div; Vertical Scale, Positive Pulse Input: 5 V/Div; Output Settling: 1 mV/Div

DRIVING THE ANALOG INPUT OF AN A/D CONVERTER

An op amp driving the analog input of an A/D converter, such as that shown in Figure 29, must be capable of maintaining a constant output voltage under dynamically changing load conditions. In successive approximation converters, the input current is compared to a series of switched trial currents. The comparison point is diode clamped but may deviate several hundred millivolts resulting in high frequency modulation of A/D input current. The output impedance of a feedback amplifier is made artificially low by the loop gain. At high frequencies, where the loop gain is low, the amplifier output impedance can approach its open-loop value. Most IC amplifiers exhibit a minimum open-loop output impedance of 25 Ω due to current limiting resistors. A few hundred microamps reflected from the change in converter loading can introduce errors in instantaneous input voltage. If the A/D conversion speed is not excessive and the bandwidth of the amplifier is sufficient, the amplifier's output will return to the nominal value before the converter makes its comparison. However, many amplifiers have relatively narrow bandwidth yielding slow recovery from output transients. The




Figure 28b. Settling Time of the Three Op Amp Instrumentation Amplifier. Horizontal Scale: 200 ns/Div; Vertical Scale, Negative Pulse Input: 5 V/ Div; Output Settling: 1 mV/Div

AD 845 is ideally suited to drive high resolution A/D converters with 5 μs on longer conversion times since it offers both wide bandwidth and high open-loop gain.




Figure 29. AD845 As ADC Unity Gain Buffer

OUTLINE DIMENSIONS

 $\label{eq:definition} \mbox{Dimensions shown in inches and (mm)}.$

Mini-DIP (N) Package Cerdip (Q) Package 0.25 0.31 (6.35) (7.87) 0.25R (0.64) Λ .30 (7.62) REF .39 (9.91) MAX 0.220 (5.59) 0.405 (10.29) MAX 0.035 ± 0.01 (0.89 ± 0.25) 0.015 (0.38) 0.165 (4.19 0.20 (5.08) MAX SEATING SEATING 0.18 ± 0.03 (4.57 ± 0.76) 0.125 (3.18) 0.29 (7.37) 0.011 ± 0.003 (0.28 ± 0.08) 0.008 (0.20) 0.018 ± 0.003 0.033 (0.84) 0-15° 0.014 (0.36) 0.03 (0.76

-8- REV. D